INCH-POUND MIL-M-38510/135G 22 March 2010 SUPERSEDING MIL-M-38510/135F 8 April 2008

MILITARY SPECIFICATION

MICROCIRCUITS, LINEAR, LOW OFFSET OPERATIONAL AMPLIFIERS, MONOLITHIC SILICON

Reactivated after 5 November 2003 and may be used for new and existing designs and acquisitions

This specification is approved for use by all Departments and Agencies of the Department of Defense.

The requirements for acquiring the product described herein shall consist of this specification sheet and MIL-PRF-38535.

1. SCOPE

1.1 <u>Scope</u>. This specification covers the detail requirements for monolithic silicon, low offset operational amplifiers. Two product assurance classes and a choice of case outlines and lead finishes are provided and are reflected in the complete part number. For this product, the requirements of MIL-M-38510 have been superseded by MIL-PRF-38535 (see 6.4).

1.2 Part or Identifying Number (PIN). The PIN is in accordance with MIL-PRF-38535 and as specified herein.

1.2.1 <u>Device types</u>. Devices may be monolithic or they may consist of two separate independent die. The device types are as follows:

Device type	Circuit
01	Single operational amplifier, ultra low offset, internally compensated.
02	Single operational amplifier, low offset, internally compensated.
03	Single operational amplifier, ultra low offset, internally compensated, ultra low noise.
04	Dual operational amplifier, low offset, ultra low noise internally compensated.
05	Single operational amplifier, ultra low offset, internally compensated, ultra low noise, broadband.
06	Single operational amplifier, ultra low offset, internally compensated, ultra low noise.

1.2.2 <u>Device class</u>. The device class is the product assurance level as defined in MIL-PRF-38535.

1.2.3 Case outline. The case outlines are as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	Terminals	Package style
С	GDIP1-T14 or CDIP2-T14	14	Dual-in-line
G	MACY1-X8	8	Can
Р	GDIP1-T8 or CDIP2-T8	8	Dual-in-line
2	CQCC1-N20	20	Square leadless chip carrier

Comments, suggestions, or questions on this document should be addressed to: Defense Supply Center Columbus, ATTN: DSCC-VAS, P.O. Box 3990, Columbus, OH 43218-3990, or emailed to linear@dla.mil. Since contact information can change, you may want to verify the currency of this address information using the ASSIST Online database at <u>https://assist.daps.dla.mil</u>.

1.3 Absolute maximum ratings.

Supply voltage (V _{CC})	±22 V
Input voltage (VIN)	±V _{CC}
Differential input voltage range:	
Device types 01 and 02	±30 V
Device types 03, 04, 05, and 06	±0.7 V <u>1</u> /
Output short-circuit duration	<u>2</u> /
Lead temperature (soldering, 60 seconds)	+300°C
Storage temperature range	-65°C to +150°C
Junction temperature (T _J)	+175°C <u>3</u> /
Maximum power dissipation (P _D)	500 mW <u>4</u> /

1.4 Recommended operating conditions.

Supply voltage range (V _{CC}):	
Device types 01 and 02	±4.5 V dc to ±20.0 V
Device types 03, 04, 05, and 06	± 4.5 V dc to ± 18.0 V
Ambient operating temperature range (T _A)	-55°C to +125°C

1.5 Power and thermal characteristics.

Case outlines	Maximum allowable power dissipation	Maximum θ _{JC}	Maximum θ _{JA}
С	400 mW at T _A = +125°C	28°C/W	120°C/W
G	330 mW at T _A = +125°C	60°C/W	150°C/W
Р	400 mW at T _A = +125°C	28°C/W	120°C/W
2	400 mW at T _A = +125°C	20°C/W	120°C/W

2. APPLICABLE DOCUMENTS

2.1 <u>General</u>. The documents listed in this section are specified in sections 3, 4, or 5 of this specification. This section does not include documents cited in other sections of this specification or recommended for additional information or as examples. While every effort has been made to ensure the completeness of this list, document users are cautioned that they must meet all specified requirements of documents cited in sections 3, 4, or 5 of this specification, whether or not they are listed.

- <u>1</u>/ If the differential input voltage exceeds ± 0.7 V, the input current should be limited to ± 10 mA.
- <u>2</u>/ Output may be shorted to ground indefinitely at $V_S = \pm 15$ volts, $T_A = 25^{\circ}C$. Temperature and supply voltages shall be limited to ensure dissipation rating is not exceeded.
- <u>3</u>/ For short term test (in the specific burn-in and steady-state life test configuration when required and up to 168 hours maximum), $T_J = 175^{\circ}C$.
- 4/ Maximum power dissipation versus ambient temperature.

2.2 Government documents.

2.2.1 <u>Specifications, standards, and handbooks</u>. The following specifications, standards, and handbooks form a part of this document to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATIONS

MIL-PRF-38535 - Integrated Circuits (Microcircuits) Manufacturing, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883 - Test Method Standard, Microcircuits. MIL-STD-1835 - Electronic Component Case Outlines.

(Copies of these documents are available online at <u>https://assist.daps.dla.mil/quicksearch/</u> or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.3 <u>Order of precedence</u>. Unless otherwise noted herein or in contract, in the event of a conflict between the text of this document and the references cited herein (except for related specification sheets), the text of this document takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

3.1 <u>Qualification</u>. Microcircuits furnished under this specification sheet shall be products that are manufactured by a manufacturer authorized by the qualifying activity for listing on the applicable qualified manufacturers list before contract award (see 4.3 and 6.3).

3.2 <u>Item requirements</u>. The individual item requirements shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein.

3.3 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein.

3.3.1 <u>Circuit diagram and terminal connections</u>. The circuit diagram and terminal connections shall be as specified on figure 1.

3.3.2 <u>Schematic circuits</u>. The schematic circuits shall be maintained by the manufacturer and made available to the qualifying activity and the preparing activity upon request.

3.3.3 <u>Case outlines</u>. The case outlines shall be as specified in 1.2.3.

3.4 Lead material and finish. The lead material and finish shall be in accordance with MIL-PRF-38535 (see 6.6).

3.5 <u>Electrical performance characteristics</u>. The electrical performance characteristics are as specified in table I, and unless otherwise specified, apply over the full recommended ambient operating temperature range for supply voltages from ± 4.5 V dc to ± 20 V dc for device types 01 and 02 and for supply voltages from ± 4.5 V dc to ± 18 V dc for device types 03, 04, 05, and 06. Unless otherwise specified, source resistance (R_S) shall be 50 ohms for all tests.

3.5.1 <u>Offset null circuits</u>. The nulling inputs shall be capable of being nulled 0.5 mV beyond the specified offset voltage limits for $-55^{\circ}C \le T_{A} \le 125^{\circ}C$ using the circuit on figure 2.

3.5.2 <u>Instability oscillations</u>. The devices shall be free of oscillations when operated in the test circuits of this specification sheet.

		Conditions 4/				
Test	Symbol	Conditions <u>1</u> / ±V _{CC} = ±15 V, unnulled,	Device type	Lir	nits	Unit
		see figure 3 and reference 3.5 herein,	51-	Min	Max	
		unless otherwise specified				
Input offset voltage	V _{IO}	<u>2/3/4/</u>	01,03, 05,06	-25	25	μV
		See figure 4, T _A = 25°C	02	-75	75	
			04	-80	80	
		<u>2/3/</u>	01,03, 05,06	-60	60	
		$-55^\circ C \leq T_A \leq +125^\circ C$	02	-200	200	
			04	-180	180	
		End-point limit <u>4</u> /	01,03, 05,06	-100	100	
			02	-175	175	
			04	-180	180	
Input offset voltage temperature sensitivity	$\Delta V_{IO} / \Delta T$		01,03, 05,06	-0.6	0.6	μV/°C
			02	-1.3	1.3	
			04	-1.0	1.0	
Input bias current	+I _{IB}	T _A = 25°C <u>2</u> /	01	-2	2	nA
			02	-3	3	
			03,04, 05,06	-40	40	
		$-55^{\circ}C \leq T_A \leq +125^{\circ}C \underline{2}/$	01	-4	4	
			02	-6	6	
			03,04, 05,06	-60	60	
		End-point limit <u>4</u> /	01	-3	3	
			02	-4.5	4.5	
			03,04, 05,06	-50	50	

TABLE I. Electrical performance characteristics.

Test	Symbol	Conditions <u>1</u> / ±V _{CC} = ±15 V,	Device	Lir	nits	Unit
		unnulled,	type			
		see figure 3 and reference 3.5 herein,		Min	Max	
		unless otherwise specified				
Input bias current	-I _{IB}	T _A = 25°C <u>2</u> /	01	-2	2	nA
			02	-3	3	
			03,04, 05,06	-40	40	
		$-55^{\circ}C \leq T_A \leq +125^{\circ}C \underline{2}/$	01	-4	4	
			02	-6	6	
			03,04, 05,06	-60	60	
		End-point limit <u>4</u> /	01	-3	3	
			02	-4.5	4.5	
			03,04, 05,06	-50	50	
Input offset current	lio	T _A = 25°C <u>2</u> /	01	-2	2	nA
			02	-2.8	2.8	
			03,04, 05,06	-35	35	
		$-55^{\circ}C \leq T_A \leq +125^{\circ}C \underline{2}/$	01	-4	4	
			02	-5.6	5.6	-
			03,04, 05,06	-50	50	
Power supply rejection ratio	+PSRR	+V _{CC} = 20 V to 5 V, -V _{CC} = -15 V, T _A = 25°C	01,02	-10	10	μV/V
		+V _{CC} = 18 V to 5 V, -V _{CC} = -15 V, T _A = 25°C	03,04, 05,06	-10	10	
	-PSRR	-V _{CC} = -20 V to -5 V, +V _{CC} = 15 V, T _A = 25°C	01,02	-10	10	
		-V _{CC} = -18 V to -5 V, +V _{CC} = 15 V, T _A = 25°C	03,04, 05,06	-10	10	

TABLE I. Electrical performance characteristics – Continued.

Test	Symbol	Conditions <u>1</u> / $\pm V_{CC} = \pm 15 V$, unnulled,	Device type	Lir	nits	Unit
		see figure 3 and reference 3.5 herein,		Min	Max	
		unless otherwise specified $+V_{CC} = 20 V \text{ to } 5 V,$				
Power supply rejection	+PSRR	$-V_{CC} = -15 V,$	01,02	-20	20	μV/V
ratio		$-55^{\circ}C \le T_{A} \le +125^{\circ}C$,			μυν
		$+V_{CC} = 18 V \text{ to } 5 V,$				
		$-V_{CC} = -15 V$,	03,04,	-16	16	
		$-55^{\circ}C \le T_{A} \le +125^{\circ}C$	05,06	10	10	
		$-55 \text{ C} \le 17 \le +125 \text{ C}$ -V _{CC} = -20 V to -5 V,				
	-PSRR		01,02	-20	20	
	-1344	$+V_{CC} = 15 V,$	01,02	-20	-20 20	
		$-55^{\circ}C \le T_A \le +125^{\circ}C$				
		$-V_{CC} = -18 V \text{ to } -5 V,$	03,04, 05,06		16 16	
		+V _{CC} = 15 V,				
		$-55^{\circ}C \leq T_A \leq +125^{\circ}C$				
	PSRR	V_{CC} = ±4.5 V to ±20 V,	01,02	-10	10	
		T _A = +25°C				-
		V_{CC} = ±4.5 V to ±18 V,	03,04,	-10	10	
		$T_A = +25^{\circ}C$	05,06			
		V _{CC} = \pm 4.5 V to \pm 20 V,	01,02	-20	20	
		$-55^{\circ}C \leq T_A \leq +125^{\circ}C$	01,01	_•		
		V_{CC} = ±4.5 V to ±18 V,	03,04,	-16	16	
		$-55^\circ C \leq T_A \leq +125^\circ C$	05,06	10	10	
Common mode rejection mode	CMRR	V_{CM} = ±13 V, T_A = +25°C	01,02	110		dB
		V_{CM} = ±11 V, T_A = +25°C	03,04, 05,06	114		
		V _{CM} = ±13 V,	01,02	106		
		$-55^\circ C \leq T_A \leq +125^\circ C$	01,02	100		
		V _{CM} = ±10 V,	03,04,	100		1
		$-55^\circ C \leq T_A \leq +125^\circ C$	05,06	108		

TABLE I. Electrical performance characteristics – Continued.

Test	Symbol	Conditions <u>1</u> / ±V _{CC} = ±15 V, unnulled,	Device type	Lir	nits	Unit
		see figure 3 and reference 3.5 herein, unless otherwise specified	51-5	Min	Max	
Adjustment for input offset	V _{IO} Adj(+)	T _A = +25°C <u>2</u> /	All	0.5		mV
	V _{IO} Adj(-)				-0.5	
Output short circuit current	I _{OS} (+)	t ≤ 25 ms <u>5</u> /	03,05, 06	-70		mA
		$\text{-55}^\circ C \leq T_A \leq \text{+125}^\circ C$	04	-60		
		$t \le 25 \text{ ms} \underline{5}/$ T _A = +25°C, +125°C	01,02	-65		
		t ≤ 25 ms <u>5</u> / T _A = -55°C	01,02	-70		
	I _{OS} (-)	t ≤ 25 ms <u>5</u> / -55°C ≤ T _A ≤ +125°C	03,04, 05,06		70	
		t ≤ 25 ms <u>5</u> / T _A = +25°C, +125°C	01,02		65	
		t ≤ 25 ms <u>5</u> / T _A = -55°C	01,02		70	
Supply current	Icc	T _A = +25°C <u>2/ 6</u> /	01,02		4	mA
			03,04, 05,06		5	
		$-55^{\circ}C \leq T_A \leq +125^{\circ}C \underline{2}/\underline{6}/$	01,02		5	
			03,04, 05,06		6	
Output voltage swing (minimum)	V _{OP}	$\label{eq:RL} \begin{split} R_L &= 1 \ k\Omega, \\ &-55^\circ C \leq T_A \leq +125^\circ C \end{split}$	01,02	-10	10	v
		R _L = 600 Ω, -55°C ≤ T _A ≤ +125°C	03,04, 05,06	-10	10	
		R _L = 2,000 Ω,	01,02	-12	12	1
		$-55^{\circ}C \leq T_A \leq +125^{\circ}C$	03,04, 05,06	-11.5	11.5	

TABLE I. Electrical performance characteristics – Continued.

Test	Symbol	Conditions $\underline{1}/$ $\pm V_{CC} = \pm 15 V$,	Device	Lin	nits	Unit
		unnulled, see figure 3 and reference 3.5 herein,	type	Min	Max	
Open loop voltage gain (single ended)	Avs	unless otherwise specified $T_A = +25^{\circ}C \frac{7}{2}$	01	300		V/mV
(single ended)			02	200		
			03,04, 05,06	1,000		
		$-55^{\circ}C \leq T_A \leq +125^{\circ}C \underline{7}/$	01	200		
			02	150		
			03,04, 05,06	600		
Slew rate	SR(+)	$V_{IN} = \pm 5 V, A_V = 1,$ T _A = +25°C, see figure 5	01,02	.08		V/µs
	and SR(-)		03,04, 06	1.7		
		$V_{IN} = \pm 1 V$, $A_V = 5$, $T_A = +25^{\circ}C$, see figure 5	05	11		
Input noise voltage density	En	f _O = 10 Hz, T _A = +25°C,	01,02		18	nV /
		see figure 6	03,05		5.5	\sqrt{Hz}
			06		8	
			04		6.0	
		f _O = 100 Hz	01,02		14	
			03,05		4.0	
			06		5.0	
			04		5.0	
		f _O = 1 kHz	01,02		12	
			03,05		3.8	
			06		4	
			04		3.9	

TABLE I. Electrical performance characteristics - Continued.

Test	Symbol	Conditions <u>1</u> / ±V _{CC} = ±15 V, unnulled,	Device type	Lin	nits	Unit
		see figure 3 and reference 3.5 herein,		Min	Max	
		unless otherwise specified				
Level for an end of the set	Enpp	f _O = 0.1 Hz to 10 Hz,	01,02		0.6	μV_{PP}
Low frequency input noise voltage		T _A = +25°C,	03,05		0.18	
5		see figure 7	06		0.375	
			04		0.20	
Input noise current density	In	f _O = 10 Hz, T _A = +25°C,	03,04, 05		5.66	pA /
F		see figure 6	06		35	√Hz
		f _O = 100 Hz, T _A = +25°C,	03,05		1.88	
		see figure 6	04		2.1	
			06		18	
		f _O = 1 kHz, T _A = +25°C,	03,05		0.84	
		see figure 6	04		0.89	
			06		5	

TABLE I. Electrical performance characteristics – Continued.

1/ For devices marked with the "Q" certification mark, the parameters listed herein shall be guaranteed if not tested to the limits specified in accordance with the manufacturer's QM plan.

<u>2</u>/ Tested at V_{CM} = 0 V, V_{CC} = ±15 V.

- <u>3</u>/ Due to the inherent warm-up drift of types 01, 03, 04, 05, and 06, testing shall occur no sooner than 5 minutes after application of power.
- 4/ Refer to table IV for end-point parameters.
- 5/ Continuous short circuit limits are considerably less than the indicated test limits since maximum power dissipation cannot be exceeded.
- 6/ For device type 04, I_{CC} is for each amplifier.
- <u>7</u>/ V_{OUT} = 0 to +10 for A_{VS(+)} and V_{OUT} = 0 to -10 for A_{VS(-)}. R_L = 2,000 Ω .

3.6 <u>Electrical test requirements</u>. Electrical test requirements for each device class shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table III.

3.7 <u>Marking</u>. Marking shall be in accordance with MIL-PRF-38535.

3.8 <u>Microcircuit group assignment</u>. The devices covered by this specification sheet shall be in microcircuit group number 49 (see MIL-PRF-38535, appendix A).

	Subgroups (s	ee table III)
MIL-PRF-38535	Class S	Class B
test requirements	devices	devices
Interim electrical parameters	1	1
Final electrical test parameters <u>1</u> /	1, 2, 3, 4, 7	1, 2, 3, 4, 7
Group A test requirements 2/	1, 2, 3, 4, 5, 6, 7, 9	1, 2, 3, 4, 5, 6, 7, 9
Group B electrical test parameters when using the method 5005 QCI option	1, 2, 3 and table IV delta limits	N/A
Group C end-point electrical <u>3</u> / parameters	1, 2, 3 and table IV delta limits	1 and table IV delta limits
Group D end-point electrical <u>3</u> / parameters	1, 2, 3 and table IV end-point limits	1 and table IV end-point limits

TABLE II. Electrical test requirements.

1/ Percent defective allowable (PDA) applies to subgroup 1.

2/ Subgroup 9 shall have a sample size series number of 5 for class S and class B devices.

 $\underline{3}$ / Table IV end-point parameters shall be used for V_{IO} and I_{IB} for class S and class B devices.

4. VERIFICATION

4.1 <u>Sampling and inspection</u>. Sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein.

4.2 <u>Screening</u>. Screening shall be in accordance with MIL-PRF-38535 and shall be conducted on all devices prior to qualification and quality conformance inspection. The following additional criteria shall apply:

- a. The burn-in test duration, test condition, and test temperature, or approved alternatives, shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document control by the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
- b. Interim and final electrical test parameters shall be as specified in table II, except interim electrical parameters test prior to burn-in is optional at the discretion of the manufacturer.
- c. Additional screening for space level product shall be as specified in MIL-PRF-38535.

4.3 <u>Qualification inspection</u>. Qualification inspection shall be in accordance with MIL-PRF-38535.

4.4 <u>Technology Conformance inspection (TCI)</u>. Technology conformance inspection shall be in accordance with MIL-PRF-38535 and herein for groups A, B, C, and D inspections (see 4.4.1 through 4.4.4).

4.4.1 <u>Group A inspection</u>. Group A inspection shall be in accordance with table III of MIL-PRF-38535 and as follows:

- a. Tests shall be as specified in table II herein.
- b. Subgroups 8, 10, and 11 shall be omitted.
- 4.4.2 Group B inspection. Group B inspection shall be in accordance with table II of MIL-PRF-38535.

4.4.3 <u>Group C inspection</u>. Group C inspection shall be in accordance with table IV of MIL-PRF-38535 and as follows:


- a. End-point electrical parameters shall be as specified in table II herein. Delta limits shall apply to group C inspection and shall consist of tests specified in table IV herein.
- b. The steady-state life test duration, test condition, and test temperature, or approved alternatives, shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document control by the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.

4.4.4 <u>Group D inspection</u>. Group D inspection shall be in accordance with table V of MIL-PRF-38535. End-point electrical parameters shall be as specified in table II herein.

4.5 <u>Methods of inspection</u>. Methods of inspection shall be specified and as follows.


4.5.1 <u>Voltage and current</u>. All voltage values given are referenced to the ground terminal of the device under test (DUT). Current values given are for conventional current and are positive when flowing into the referenced terminal.

4.5.2 <u>Life test cool down procedures</u>. When devices are measured at +25°C following application of the steadystate life or burn-in test condition, they shall be cooled to within 10°C of their power stable condition at room temperature prior to removal of the bias.



NOTE: For case outline G only, the $-V_{CC}$ pin is tied to the case of the can package.

FIGURE 1. Circuit diagram and terminal connections.







FIGURE 2. Offset null circuits.







FIGURE 3. Test circuit for static and slew rate tests.

NOTES:

- 1. All resistors are $\pm 0.1\%$ tolerance and all capacitors are $\pm 10\%$ unless specified otherwise.
- Precautions shall be taken to prevent damage to the DUT during insertion into socket and change of relay state (example: disable voltage supplies and current limit ±V_{CC}).
- 3. Compensation capacitors should be added as required for test circuit stability. Proper wiring procedures shall be followed to prevent unwanted coupling and oscillations. Loop response and settling time shall be consistent with the test rate such that any value has settled for at least five loop time constants before the value is measured.
- 4. Adequate settling time should be allowed such that each parameter has settled to within five percent of its final value.
- 5. All relays are shown in the normal de-energized state.
- 6. Saturation of the nulling amp is not allowed on tests where the pin 4 value is measured.
- 7. The load resistors 1,000 Ω and 2,050 Ω yield effective load resistance of 100 Ω and 2,000 Ω respectively.
- 8. Any oscillation greater than 300 mV pk-pk in amplitude shall be cause for device failure.
- 9. Device type 04 only, test both halves for all tests. The idle half of the dual amplifiers shall be maintained in this configuration where V₁ is midway between +V_{CC} and –V_{CC}, or the manufacturer has the option to connect the idle half in a V_{ID} configuration such that the inputs are maintained at the same common mode voltage as the DUT.
- 10. Circuit within dashed area used for devices 03, 04, 05, and 06 only.
- 11. For devices 01 and 02: R1 = 500 k $\Omega \pm .01\%$; R2 = 500 k $\Omega \pm .01\%$.
- For device 03, 04, 05, and 06: R1 = 50 k $\Omega \pm .01\%$; R2 = 50 k $\Omega \pm .01\%$.
- 12. When using this test circuit for measuring slew rate, the oscillation detector shall be disabled.
- 13. For devices 01 and 02: R3 = 27 k Ω , ±5%, R4 = 100 k Ω , ±5%. For devices 03, 04, 05, and 06: R3 = 0 Ω , R4 = 10 k Ω , ±5%.


FIGURE 3. Test circuit for static and slew rate tests - Continued.



NOTES:

- 1. Same configuration used for both amplifiers of device 04.
- 2. Low thermal EMF sockets are recommended. The number of solder joints and dissimilar metal junctions are to be minimized. The test circuit should contain a minimum number of components. All components should have the lowest possible temperature coefficients.
- 3. The temperature of the test circuit should be equal to that of the DUT.
- 4. Resistors 16 k Ω ±10.0%, 32 Ω ±10%, and 16 k Ω ±10.0% shall be used together or resistors 50 k Ω ±1.0%, 100 Ω ±1%, and 50 k Ω ±1.0% shall be used together.


FIGURE 4. Voltage offset test circuit.



NOTES:


- 1. Resistors are $\pm 1.0\%$ tolerance and capacitors are $\pm 10\%$ tolerance.
- 2. This capacitance includes the actual measured value with stray and wire capacitance.
- 3. Precautions shall be taken to prevent damage to the DUT during insertion into socket and in applying power.
- 4. Pulse input and output characteristics are shown on the next space.
- 5. Compensation capacitors should be added as required for test circuit stability. Proper wiring procedures shall be followed to prevent unwanted coupling and oscillations. Loop response and settling time shall be consistent with the test rate such that any value has settled for at least five loop time constants before the value is measured.
- 6. For device type 05 only.

FIGURE 5. Test circuit for slew rate.



Parameter symbol	Device type	Input pulse signal at $t_r \le 50 \text{ ns}$	Output pulse signal	Equation
SR(+)	01, 02, 03, 04, 06	-5 V to +5 V step (AV = 1)	Waveform 1	$SR(+) = \Delta V_O(+) / \Delta t(+)$
SR(-)	01, 02, 03, 04, 06	+5 V to -5 V step (AV = 1)	Waveform 2	SR(-) = ΔV _O (-) / Δt(-)
SR(+)	05	-1 V to +1 V step (AV = 5)	Waveform 1	$SR(+) = \Delta V_O(+) / \Delta t(+)$
SR(-)	05	+1 V to -1 V step (AV = 5)	Waveform 2	$SR(-) = \Delta V_O(-) / \Delta t(-)$


FIGURE 5. <u>Test circuit for slew rate</u> - Continued.



NOTES:

- 1. Input noise voltage density (En) test: $R1 = 50 \Omega$, $R2 = 10 k\Omega$.
- Input noise current density (In) test: $R1 = 105 \text{ k}\Omega$, $R2 = 2 \text{ M}\Omega$.
- All resistors are metal film and ±1% tolerance. Capacitors are in microfarads and are ±10% tolerance.
 Quan-Tech model 2283 or equivalent.
 Quan-Tech model 2181 or equivalent.

FIGURE 6. Noise density test circuit.



NOTES:

- All capacitor values are for non polarized capacitors only.
 Resistors values are ±1.0%.

FIGURE 7. Low frequency test circuit.

Subgroup	Symbol	MIL-STD- 883 method	Test no.	Notes	Adap	ter pin n	umber	Energized relays	Me	easured	l pin	Equation	Device type	Lin	nits	Unit
				<u>1</u> /	1	2	3		No.	Value	Units			Min	Max	
1	+I _{IB}	4001	1		15	-15	0	None	4	E1	V	V _{IO} = E1	01	-2	2	nA
		u	2		15	-15	0	K1	4	E2	V	+I _{IB} = 2 (E1 – E2)	02	-3	3	"
T _A = +25°C	-I _{IB}	"	3		15	-15	0	K2	4	E3	V	-I _{IB} = 2 (E3 – E1)	01 02	-2 -3	2 3	"
	lio	"	4	<u>2</u> /								I _{IO} = 2 (2E1 – E2 –E3)	01 02	-2 -2.8	2 2.8	nA
•	+PSRR	4003	5		20 5	-15 -15	0 0	None	4	E4 E5	V "	+PSRR = 66 (E4 – E5)	01,02	-10	10	μV/V
	-PSRR	4003	6		15 15	-20 -5	0	None	4	E6 E7	V "	-PSRR = 66 (E6 – E7)	01,02	-10	10	μV/V
	PSRR	4003	7		4.5 20	-4.5 -20	0	None	4	E8 E9	V "	PSRR = 32.25 x (E8 - E9)	01,02	-10	10	μV/V
	CMRR	4003	8		28 2	-2 -28	-13 13	None	4	E10 E11	V "	CMRR = 20 log 26000/(E11 – E10)	01,02	110		dB
	V _{IO} ADJ(+)		9		15	-15	0	K5	4	E12	**	V _{IO} ADJ(+) = E1 – E12	01,02	0.5		mV
	V _{IO} ADJ(-)		10		15	-15	0	K5,K6	4	E13	"	V _{IO} ADJ(-) = E1 – E13	01,02		-0.5	mV
	IOS(+)	3011	11	<u>3</u> /	15	-15	-10	None	5	11	mA	I _{OS(+)} = I1	01,02	-65		mA
	I _{OS(-)}	3011	12	<u>3</u> /	15	-15	10	None	5	12	mA	$I_{OS(-)} = 12$	01,02		65	mA
	Icc	4005	13		15	-15	0	None	1	13	mA	I _{CC} = 13	01,02		4	mA
2	V _{IO}	4001	14	See fig. 4	15	-15	0			E14	V	V _{IO} = E14/1000	01 02	-60 -200	60 200	μV "
T _A =	+I _{IB}	4001	16		15	-15	0	None	4	E15	"	V _{IO} = E15	01	-4	4	nA
+125°C		"	17		15	-15	0	K1	4	E16	"	+I _{IB} = 2 (E15 – E16)	02	-6	6	"
	-I _{IB}	"	18		15	-15	0	K2	u	E17	66	-I _{IB} = 2 (E17 – E15) -	01 02	-4 -6	4 6	ee ee
	lio	"	19	<u>2</u> /								I _{IO} = 2 (2E15 – E16 –E17)	01 02	-4 -5.6	4 5.6	nA
	+PSRR	ű	20		20 5	-15 -15	0 0	None	4	E18 E19	V V	+PSRR = 66(E18 – E19)	01,02	-20	20	μV/V
	-PSRR	u	21		15 15	-20 -5	0 0	None	4	E20 E21	V V	-PSRR = 66(E20 – E21)	01,02	-20	20	μV/V
	PSRR	u	22		4.5 20	-4.5 -20	0	None	4	E22 E23	V V	PSRR = 32.25 x (E22 – E23)	01,02	-20	20	μV/V
	CMRR	4003	23		28 2	-2 -28	-13 13	None	4	E24 E25	V "	CMRR = 20 log 26000/(E24 – E25)	01,02	106		dB
	IOS(+)	3011	24	<u>3</u> /	15	-15	-10	None	5	14	mA	I _{OS(+)} = 14	01,02	-65		mA
	IOS(-)	3011	25	<u>3</u> /	15	-15	10	None	5	15	mA	I _{OS(-)} = 15	01,02		65	mA
ĺ	lcc	4005	26		15	-15	0	None	1	16	mA	I _{CC} = 16	01,02		5	mA

TABLE III. Group A inspection for device types 01 and 02.

See footnotes at end of table.

2

Subgroup	Symbol	MIL-STD- 883 method	Test no.	Notes	Adap	ter pin ni	umber	Energized relays	Me	easurec	l pin	Equation	Device type	Lim	nits	Unit
		incurcu		<u>1</u> /	1	2	3	Totayo	No.	Value	Units			Min	Max	
3	V _{IO}	4001 "	27	Fig. 4	15	-15	0			E26	V	V _{IO} = E26/1000	01 02	-60 -200	60 200	μV "
T _A = -55°C	+I _{IB}	4001 "	29 30		15 15	-15 -15	0 0	None K1	4 "	E27 E28	"	V _{IO} = E27 +I _{IB} = 2 (E27 – E28)	01 02	-4 -6	4 6	nA "
	-I _{IB}	"	31		15	-15	0	K2	"	E29	u	-I _{IB} = 2 (E29 – E27)	01 02	-4 -6	4 6	"
	lio	4001	32	<u>2</u> /								I _{IO} = 2 (2E27 – E28 –E29)	01 02	-4 -5.6	4 5.6	nA
	+PSRR	4003	33		20 5	-15 -15	0 0	None	4	E30 E31	V "	+PSRR = 66 (E30 – E31)	01,02	-20	20	μV/V
	-PSRR	4003	34		15 15	-20 -5	0	None	4	E32 E33	V "	-PSRR = 66 (E32 – E33)	01,02	-20	20	μV/V
-	PSRR	4003	35		4.5 20	-4.5 -20	0	None	4	E34 E35	V "	PSRR = 32.25 x (E34 – E35)	01,02	-20	20	μV/V
	CMRR	4003 3011	36 37	3/	28 2 15	-2 -28 -15	-13 13 -10	None None	4 5	E36 E37 I7	V "	CMRR = 20 log 26000/(E36 – E37)	01,02	106 -70		dB mA
	I _{OS(+)} I _{OS(-)}	3011	38	<u>3</u> /	15	-15	-10	None	5 5	17	mA	$I_{OS(+)} = 17$ $I_{OS(-)} = 18$	01,02	-70	70	mA
ł		3005	39	_	15	-15	0	None	1	19	mA	I _{CC} = 19	01,02		5	mA
4	+VOP	4004	40		15	-15	-15	K3	5	E38	V	+V _{OP} = E38	01,02	10		V
	01		41					K4		E39	V	+V _{OP} = E39	01,02	12		"
T _A = +25°C	-Vop	4004	42 43		15	-15	15	K3 K4	5	E40 E41	V V	-V _{OP} = E40 -V _{OP} = E41	01,02 01,02		-10 -12	"
	A _{VS} (+)	4004	44		15	-15	-10	K4	4	E42	V	A _{VS} (+) = 10/(E1 – E42)	01 02	300 200		V/mV
	A _{VS} (-)	4004	45		15	-15	10	K4	4	E43	V	Avs(-) = 10/(E43 – E1)	01	300 200		V/mV
-	V _{IO}	4001	46	See fig. 4	15	-15	0			E44	V	V _{IO} = E44/1000	01 02	-25 -75	25 75	μV
5	+V _{OP}	4004	47 48		15	-15	-15	K3 K4	5	E45 E46	V V	+V _{OP} = E45 +V _{OP} = E46	01,02	10 12		V "
T _A = +125°C	-V _{OP}	4004	49 50		15	-15	15	K3 K4	5	E47 E48	V V	-V _{OP} = E40 -V _{OP} = E47 -V _{OP} = E48	01,02	.=	-10 -12	"
120 0	$\Delta V_{IO}/$	4001	15	See fig. 4						2.10	•	$\Delta V_{IO} / \Delta T = (E14 - E44)/100(1000)$	01,02	-0.6	0.6	μV/°C
	ΔT Avs(+)	4004	51	<u>4</u> /	15	-15	-10	K4	4	E49	V	A _{VS} (+) = 10/(E15 – E49)	02 01	-1.3 200	1.3	V/mV
	Avs(-)	4004	52		15	-15	10	K4	4	E50	V	A _{VS} (-) = 10/(E50 – E15)	02 01	150 200		V/mV
	AVS(-)											, way / = 10/(E00 E10)	02	150		

TABLE III. Group A inspection for device types 01 and 02 – Continued.

See footnotes at end of table.

22

Subgroup	Symbol	MIL-STD- 883 method	Test no.	Notes	Adapt			Energized relays		Measured	pin	Equation t		ce Limits e		Unit
					1	2	3		No.	Value	Units			Min	Max	
6	+V _{OP}	4004	53		15	-15	-15	K3	5	E51	V	+V _{OP} = E51	01,02	10		V
		"	54					K4		E52	**	+V _{OP} = E52	01,02	12		"
T _A =	-V _{OP}	4004	55		15	-15	15	K3	5	E53	V	-V _{OP} = E53	01,02		-10	V
-55°C		"	56					K4		E54	**	-V _{OP} = E54	01,02		-12	66
	$\Delta V_{IO} / \Delta T$	4001	28	See								ΔV _{IO} / ΔT = (E26 – E44) / 80(1000)	01	-0.6	0.6	μV/°C
				fig. 4 4/									02	-1.3	1.3	
	A _{VS(+)}	4004	57		15	-15	-10	K4	4	E55	V	A _{VS(+)} = 10 / (E27 – E55)	01	200		V/mV
													02	150		"
	Avs(-)	4004	58		15	-15	10	K4	4	E56	V	Avs(-) = 10 / (E56 – E27)	01	200		V/mV
									_				02	150		u
7	SR(+)	4002	59	<u>5</u> / <u>6</u> /	15	-15	0	K4,K9	5	ΔV _O (+), Δt(+)	V / μs	$SR(+) = \Delta V_O(+) / \Delta t(+)$	01,02	.08		V/µs
T _A = +25°C	SR(-)	4002	60	<u>5</u> / <u>6</u> /	15	-15	0	K4, K9	5	ΔV _O (-), Δt(-)	V / μs	SR(-) = ΔV _O (-) / Δt(-)	01,02	.08		V/µs
20 0	En		61	f _O =						E57	nV /	En = E57	01,02		18	nV /
				10 Hz							√Hz					√Hz
			62	f _O = 100 Hz						E58	v	En = E58			14	¥
			63	f _O = 1 kHz See fig. 5						E59		En = E59			12	
	Enpp		64	See fig, 6						E60	V _{PP}	Enpp = E60 / 50000	01,02		0.6	μVpp

TABLE III. Group A inspection for device types 01 and 02 – Continued.

See footnotes at end of table.

Subgroup	Symbol	MIL-STD- 883 method	Test no.	Notes	Adap			Energized relays	Me	easured	pin	Equation	Device type	Lim	nits	Unit
					1	2	3		No.	Value	Units			Min	Max	
1	+I _{IB}	4001	1		15	-15	0	None	4	E1	V	V _{IO} = E1	03,04,	-40	40	nA
		"	2		15	-15	0	K1	4	E2	V	+I _{IB} = 20 (E1 – E2)	05,06			"
T _A =												+I _{IB} = 2 (E1 – E2) - device type 05				
+25°C	-I _{IB}	"	3		15	-15	0	K2	4	E3	V	-I _{IB} = 20 (E3 – E1)	03,04,	-40	40	"
												-I _{IB} = 2 (E3 – E1) - device type 05	05,06			
	lio	"	4	<u>2</u> /								I _{IO} = 20 (2E1 – E2 –E3)	03,04,	-35	35	nA
												I _{IO} = 2 (2E1 – E2 –E3) – device type 05	05,06			
	+PSRR	4003	5		18 5	-15 -15	0 0	None	4	E4 E5	V "	+PSRR = 76.9 (E4 – E5)	03,04, 05,06	-10	10	μV/V
	-PSRR	4003	6		15 15	-18 -5	0 0	None	4	E6 E7	V "	-PSRR = 76.9 (E6 – E7)	03,04, 05,06	-10	10	μV/V
	PSRR	4003	7		4.5 18	-4.5 -18	0	None	4	E8 E9	V "	PSRR = 37.04 x (E8 - E9)	03,04, 05,06	-10	10	μV/V
	CMRR	4003	8		26 4	-4 -26	-11 11	None	4	E10 E11	V "	CMRR = 20 log 22000/(E11 – E10)	03,04, 05,06	114		dB
	V _{IO} ADJ(+)		9		15	-15	0	K5	4	E12	"	V _{IO} ADJ(+) = E1 – E12	03,04, 05,06	0.5		mV
	V _{IO} ADJ(-)		10		15	-15	0	K5,K6	4	E13	"	V _{IO} ADJ(-) = E1 – E13	03,04, 05,06		-0.5	mV
	I _{OS(+)}	3011	11	<u>3</u> /	15	-15	-10	None	5	11	mA	I _{OS(+)} = I1	03,05,06 04	-70 -60		mA
	I _{OS(-)}	3011	12	<u>3</u> /	15	-15	10	None	5	12	mA	I _{OS(-)} = 12	03,04,05, 06	-00	70	mA
	Icc	4005	13		15	-15	0	None	1	13	mA	I _{CC} = 13	03,04,05, 06		5	mA
2	VIO	4001	14	See	15	-15	0			E14	V	V _{IO} = E14/1000	03,05,06	-60	60	μV "
T _A =	+l _{IB}	4001	16	fig. 4	15	-15	0	None	4	E15	и	V _{IO} = E15	04 03,04,	-180 -60	180 60	nA
+125°C	TIB	"	17		15	-15	0	K1	4	E16	"	+I _{IB} = 20 (E15 – E16)	05,06			"
												+I _{IB} = 2 (E15 – E16) – device type 05				
	-I _{IB}	"	18		15	-15	0	K2	"	E17	u	-I _{IB} = 20 (E17 – E15)	03,04,	-60	60	"
		"										-I _{IB} = 2 (E17 – E15) – device type 05	05,06			"
	lio	"	19	<u>2</u> /								I _{IO} = 20 (2E15 – E16 –E17)	03,04,	-50	50	nA
												I _{IO} = 2 (2E15 – E16 –E17) – device type 05	05,06			
	+PSRR	4003	20		18 5	-15 -15	00	None	4	E18 E19	V "	+PSRR = 76.9 (E18 – E19)	03,04, 05,06	-16	16	μV/V
	-PSRR	4003	21		15 15	-18 -5	0 0	None	4	E20 E21	V "	-PSRR = 76.9 (E20 – E21)	03,04, 05,06	-16	16	μV/V
	PSRR	4003	22		4.5 18	-4.5 -18	0 0	None	4	E22 E23	V "	PSRR = 37.04 x (E22 – E23)	03,04, 05,06	-16	16	μV/V
	CMRR	4003	23		25 5	-5 -25	-10 10	None	4	E24 E25	V "	CMRR = 20 log 20000/(E24 – E25)	03,04, 05,06	108		dB

TABLE III. Group A inspection for device types 03, 04, 05, and 06 - Continued.

See footnotes at end of table.

Subgroup	Symbol	MIL-STD- 883 method	Test no.	Notes	Adapt	er pin nu	mber	Energized relays	м	easured	l pin	Equation	Device type	Lim	iits	Unit
		mounou	110.	<u>1</u> /	1	2	3	relays	No.	Value	Units		type	Min	Max	
2	I _{OS(+)}	3011	24	<u>3</u> /	15	-15	-10	None	5	14	mA	I _{OS(+)} = 14	03,05,06 04	-70		mA
T _A =	I _{OS(-)}	3011	25	<u>3</u> /	15	-15	10	None	5	15	mA	I _{OS(-)} = I5	04 03,04,05, 06	-60	70	mA
+125°C	Icc	4005	26		15	-15	0	None	1	16	mA	I _{CC} = 16	03,04,05, 06		6	mA
3	V _{IO}	4001 "	27	See fig. 4	15	-15	0			E26	V	V _{IO} = E26/1000	03,05,06 04	-60 -180	60 180	μV "
T _A = -55°C	+I _{IB}	4001 "	29 30		15 15	-15 -15	0 0	None K1	4 "	E27 E28	"	V _{IO} = E27 +I _{IB} = 20 (E27 – E28)	03,04, 05,06	-60	60	nA "
	-I _{IB}	66 66	31		15	-15	0	K2	"	E29	u	+I _{IB} = 2 (E27 – E28) – device type 05 -I _{IB} = 20 (E29 – E27) -I _{IB} = 2 (E29 – E27) – device type 05	03,04, 05,06	-60	60	u
	Ι _{ΙΟ}	4001	32	<u>2</u> /								$I_{IO} = 2 (223 - 227) - device type 03$ $I_{IO} = 20 (2227 - 228 - 229)$ $I_{IO} = 2 (2227 - 228 - 229) - device type 05$	03,04, 05,06	-50	50	nA
	+PSRR	4003	33		18 5	-15 -15	0 0	None	4	E30 E31	V "	+PSRR = 76.9 (E30 – E31)	03,04, 05,06	-16	16	μV/V
	-PSRR	4003	34		15 15	-18 -5	0 0	None	4	E32 E33	۷ "	-PSRR = 76.9 (E32 – E33)	03,04, 05,06	-16	16	μV/V
	PSRR	4003	35		4.5 18	-4.5 -18	0 0	None	4	E34 E35	۷ "	PSRR = 37.04 x (E34 – E35)	03,04, 05,06	-16	16	μV/V
	CMRR	4003	36		25 5	-5 -25	-10 10	None	4	E36 E37	V "	CMRR = 20 log 20000/(E36 – E37)	03,04, 05,06	108		dB
	I _{OS(+)}	3011	37	<u>3</u> /	15	-15	-10	None	5	17	mA	I _{OS(+)} = 17	03,05,06 04	-70 -60		mA
	IOS(-)	3011	38	<u>3</u> /	15	-15	10	None	5	18	mA	I _{OS(-)} = 18	03,04,05, 06		70	mA
	Icc	3005	39		15	-15	0	None	1	19	mA	I _{CC} = 19	03,04,05, 06		6	mA
4	+V _{OP}	4004	40 41		15	-15	-15	K7 K4	5	E38 E39	V	+V _{OP} = E38	03,04,06 05	10 11.5		V "
TA =	-Vop	4004	41		15	-15	15	K7	5	E40	V	+V _{OP} = E39 -V _{OP} = E40	03,04,06	11.5	-10	u
+25°C	0.	400.4	43			45	10	K4		E41	V	-V _{OP} = E41	05	1000	-11.5	"
	A _{VS} (+)	4004	44		15	-15	-10	K4	4	E42	V	A _{VS} (+) = 10/(E1 – E42)	03,04, 05,06	1000		V/mV
	A _{VS} (-)	4004	45		15	-15	10	K4	4	E43	V	A _{VS} (-) = 10/(E43 – E2)	03,04, 05,06	1000		V/mV
	V _{IO}	4001	46	See fig. 4	15	-15	0			E44	V	V _{IO} = E44/1000	03,05,06	-25 -80	25 80	μV
5	+V _{OP}	4004	47 48	11g. 4	15	-15	-15	K7 K4	5	E45 E46	V V	+V _{OP} = E45	04 03,04,06 05	 10 11.5	00	V "
T _A =	-V _{OP}	4004	49		15	-15	15	K7	5	E47	V	+V _{OP} = E46 -V _{OP} = E47	03,04,06	11.0	-10	u
+125°C			50					K4		E48	V	-V _{OP} = E48	05		-11.5	ű

See footnotes at end of table.

Subgroup	Symbol	MIL- STD-	Test	Notes	Adapte	er pin ni	umber	Energized		Measured	d pin	Equation	Device type	Lir	nits	Unit
		883 method	no.	1/	1	2	3	relays	No.	Value	Units			Min	Max	
5	$\Delta V_{IO} / \Delta T$	4001	15	See fig. 4								ΔV _{IO} / ΔT = (E14 – E44)/100(1000)	03,05,06	-0.6	0.6	μV/°C
-	• ()	4004	51	<u>4</u> /	15	-15	-10	K4	4	E49	V		04	-1.0 600	1.0	V/mV
T _A = +125°C	A _{VS} (+)										-	A _{VS} (+) = 10/(E15 – E49)	05,06			
	A _{VS} (-)	4004	52		15	-15	10	K4	4	E50	V	A _{VS} (-) = 10/(E50 – E15)	03,04, 05,06	600		V/mV
6	+Vop	4004	53		15	-15	-15	K7	5	E51	V	+V _{OP} = E51	03,04,06	10		V
	.01		54					K4		E52	V	+V _{OP} = E52	05	11.5		"
T _A =	-V _{OP}	4004	55		15	-15	15	K7	5	E53	V	-V _{OP} = E53	03,04,06		-10	"
-55°C			56					K4		E54	V	-V _{OP} = E54	05		-11.5	66
	$\Delta V_{IO}/\Delta T$	4001	28	See fig. 4								ΔV _{IO} / ΔT = (E26 – E44) / 100(1000)	03,05,06	-0.6	0.6	μV/°C
		100.1		<u>4</u> /	45	45	40	144			.,		04	-1.0	1.0	
	A _{VS} (+)	4004	57		15	-15	-10	K4	4	E55	V	A _{VS} (+) = 10/(E27 – E55)	03,04, 05,06	600		V/mV
	A _{VS} (-)	4004	58		15	-15	10	K4	4	E56	V	A _{VS} (-) = 10/(E56 – E27)	03,04,	600		V/mV
7	SR(+)	4002	59	<u>5/ 6</u> /,	15	-15	0	K4,K9,	5	ΔV _O (+),	V / μs	$SR(+) = \Delta V_O(+) / \Delta t(+)$	05,06	1.7		V/μs
	0()			<u></u>			Ŭ	K10	Ũ	$\Delta v_O(+), \Delta t(+)$	ν / μο	$SR(+) = \Delta VO(+) / \Delta I(+)$	05	11		ν/μ5
T _A =	SR(-)	4002	60	<u>5/ 6</u> /,	15	-15	0	K4,K9,	5	ΔV _O (-),	V / μs	SR(-) = ΔV _O (-) / Δt(-)	03,04,06	1.7		V/μs
+25°C				<u>7</u> /				K10		∆t(-)			05	11		
	En		61	f _O =						E57	nV /	En = E57	03,05		5.5	nV /
				10 Hz							√Hz		04 06		6.0 8	√Hz
			62	fo =						E58		En = E58	03,05		4.0	
				100 Hz									04,06		5.0	
			63	f _O =						E59		En = E59	03,05		3.8	
				1 kHz									04 06		3.9 4	
				see fig. 6									00		4	
	Enpp		64	See						E60	VPP	Enpp = E60 / 50000	03,05		.18	μVpp
				fig. 7									04		.20	
9	In		65	fo =						E61	pA /	$\ln = \{[(E61)^2 - (E57)^2 - (1.64 \times 10^{-15})] \ 10^{-10} \} \ 0.5$	06 03,04,05		.375 5.66	pA /
Ŭ			00	10 = 10 Hz						201	√Hz	$III = \{I(E01) - (E37) - (1.04 \times 10^{-1}) I = \{I(E01) - (E37) - (1.04 \times 10^{-1}) I = \{I(E01) - (E37) $	06		35	√Hz
- -			66							E62	√HZ	$\ln = \{[(E62)^2 - (E58)^2 - (1.64 \times 10^{-15})] \ 10^{-10} \} \ 0.5$	03,05		1.88	√HZ
T _A = +25°C			00	f _O = 100 Hz								$III = \{[(E02) - (E38) - (1.04 \times 10)] \ 10 \ \} \ 0.5$	03,03		2.1	
120 0													06		18	
			67	f _O =						E63		$\ln = \{[(E63)^2 - (E59)^2 - (1.64 \times 10^{-15})] \ 10^{-10}\} \ 0.5$	03,05		0.84	
				1 kHz see									04 06		0.89 5	
				fig. 6									00		5	

TABLE III. Group A inspection for device types 03, 04, 05, and 06 - Continued.

See footnotes at end of table.

TABLE III. Group A inspection for device types 03, 04, 05, and 06 - Continued.

- 1/ All tests apply to figure 3, unless otherwise specified. For devices marked with the "Q" certification mark, the parameters listed herein may be guaranteed if not tested to the limits specified in accordance with the manufacturer's QM plan.
- $\underline{2}$ / I_{IO} is calculated using data from previous tests.
- $3/I_{OS(+)}$ and $I_{OS(-)}$ are measured with the output shorted to ground for less than 25 milliseconds.
- $\Delta V_{IO}/\Delta t$ is calculated using data from previous tests. <u>4</u>/

- 5/ Slew rate can be measured using figure 5. All test signals for figure 3 are shown on figure 5.
 6/ The oscillation detector will be disconnected during slew rate tests.
 7/ Slew rate: For device types 03, 04, and 06 energize relays K4 and K9. For device type 05 energize relays K4, K9, and K10.

V_{CM} = 0, $\pm V_{CC}$ = ± 15 V for all device types.											
T_A = 25°C for Group C end-point limits, -55°C $\leq T_A \leq$ +125°C for group B, class S, end-point limits.											
		Devi	ce 01			Devi	ce 02				
Test	Lir	nit	De	elta	Lir	nit	De	elta	Units		
	Min	Max	Min	Max	Min	Max	Min	Max			
V _{IO}	-135	135	-75	75	-300	300	-100	100	μV		
+I _{IB}	-5	5	-1	1	-7.5	7.5	-1.5	1.5	nA		
-I _{IB}	-5	5	-1	1	-7.5	7.5	-1.5	1.5	nA		
	[Devices 03	, 05, and 0	6	Device 04						
Test	Lir	nit	De	elta	Lir	nit	De	elta	Units		
	Min	Max	Min	Max	Min	Max	Min	Max			
VIO	-135	135	-75	75	-280	280	-100	100	μV		
+I _{IB}	-70	70	-10	10	-70	70	-10	10	nA		
-I _{IB}	-70	70	-10	10	-70	70	-10	10	nA		

TABLE IV. Group C end-point and group B, class S, electrical parameters.

5. PACKAGING

5.1 <u>Packaging requirements</u>. For acquisition purposes, the packaging requirements shall be as specified in the contract or order (see 6.2). When packaging of materiel is to be performed by DoD or in-house contractor personnel, these personnel need to contact the responsible packaging activity to ascertain packaging requirements. Packaging requirements are maintained by the Inventory Control Point's packaging activity within the Military Service or Defense Agency, or within the military service's system command. Packaging data retrieval is available from the managing Military Department's or Defense Agency's automated packaging files, CD-ROM products, or by contacting the responsible packaging activity.

6. NOTES

(This section contains information of a general or explanatory nature that may be helpful, but it is not mandatory.)

- 6.1 <u>Intended use</u>. Microcircuits conforming to this specification are intended for logistic support of existing equipment.
- 6.2 <u>Acquisition requirements</u>. Acquisition documents should specify the following:
 - a. Title, number, and date of the specification.
 - b. PIN and compliance identifier, if applicable (see 1.2).
 - c. Requirements for delivery of one copy of the conformance inspection data pertinent to the device inspection lot to be supplied with each shipment by the device manufacturer, if applicable.
 - d. Requirements for certificate of compliance, if applicable.
 - e. Requirements for notification of change of product or process to contracting activity in addition to notification to the qualifying activity, if applicable.
 - f. Requirements for failure analysis (including required test condition of method 5003 of MIL-STD-883), corrective action, and reporting of results, if applicable.
 - g. Requirements for product assurance options.
 - h. Requirements for special carriers, lead lengths, or lead forming, if applicable. These requirements should not affect the part number. Unless otherwise specified, these requirements will not apply to direct purchase by or direct shipment to the Government.
 - i. Requirements for "JAN" marking.
 - j. Packaging requirements (see 5.1).

6.3 <u>Qualification</u>. With respect to products requiring qualification, awards will be made only for products which are, at the time of award of contract, qualified for inclusion in Qualified Manufacturers List QML-38535 whether or not such products have actually been so listed by that date. The attention of the contractors is called to these requirements, and manufacturers are urged to arrange to have the products that they propose to offer to the Federal Government tested for qualification in order that they may be eligible to be awarded contracts or orders for the products covered by this specification. Information pertaining to qualification of products may be obtained from DSCC-VQ, P.O. Box 3990, Columbus, Ohio 43128-3990. An online listing of products qualified to this specification may be found in the Qualified Products Database (QPD) at https://assist.daps.dla.mil.

6.4 <u>Superseding information</u>. The requirements of MIL-M-38510 have been superseded to take advantage of the available Qualified Manufacturer Listing (QML) system provided by MIL-PRF-38535. Previous references to MIL-M-38510 in this document have been replaced by appropriate references to MIL-PRF-38535. All technical requirements now consist of this specification sheet and MIL-PRF-38535. The MIL-M-38510 specification sheet number and PIN have been retained to avoid adversely impacting existing Government logistics systems and contractor's parts lists.

6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535, and MIL-HDBK-1331.

6.6 Logistic support. Lead materials and finishes (see 3.4) are interchangeable. Unless otherwise specified, microcircuits acquired for Government logistic support will be acquired to device class B (see 1.2.2), lead material and finish A (see 3.4). Longer length leads and lead forming should not affect the part number.

6.7 <u>Substitutability</u>. The cross-reference information below is presented for the convenience of users. Microcircuits covered by this specification sheet will functionally replace the listed generic-industry type. Generic-industry microcircuit types may not have equivalent operational performance characteristics across military or Government temperature ranges or reliability factors equivalent to MIL-M-38510 device types and may have slight physical variations in relation to case size. The presence of this information should not be deemed as permitting substitution of generic-industry types for MIL-M-38510 types or as a waiver of any of the provisions of MIL-PRF-38535.

Military device type	Generic-industry type
01	OP-07A
02	OP-07, 714
03	OP-27A
04	OP-227A
05	OP-37A
06	OP-27A

6.8 <u>Changes from previous issue</u>. Marginal notations are not used in this revision to identify changes with respect to the previous issue due to the extent of the changes.

Custodians:	Preparing activity:
Army - CR	DLA - CC
Navy - EC	
Air Force - 85	(Project 5962-2010-005)
NASA - NA	
DLA - CC	
Review activities:	
Army - MI, SM	

Navy - AS, CG, MC, SH, TD Air Force - 03, 19, 99

NOTE: The activities listed above were interested in this document as of the date of this document. Since organizations and responsibilities can change, you should verify the currency of the information above using the ASSIST Online database at https://assist.daps.dla.mil.